Analogy between model regularisation and the engineering design process
engineeringideas.substack.com
The regularisation algorithm described in "Variational Auto-Regularized Alignment for Sim-to-Real Control": Simulate inputs Train VAE's decoder on the simulated inputs Train VAE's encoder with the pre-trained decoder on real inputs Take the updated simulation parameters from the encoder and repeat from
Analogy between model regularisation and the engineering design process
Analogy between model regularisation and the…
Analogy between model regularisation and the engineering design process
The regularisation algorithm described in "Variational Auto-Regularized Alignment for Sim-to-Real Control": Simulate inputs Train VAE's decoder on the simulated inputs Train VAE's encoder with the pre-trained decoder on real inputs Take the updated simulation parameters from the encoder and repeat from